Advancements in Traffic Processing Using Programmable Hardware Flow Offload





Luca Deri, Alfredo Cardigliano <{deri,cardigliano}@ntop.org> Francesco Fusco <ffu@zurich.ibm.com>

Introduction

- monitoring and safeguarding modern networks.
- not enough).
- and development efforts.




• Network traffic processing applications play a critical role in

• The complexity of the monitored traffic made software-based DPI-enabled probes necessary (packet header inspection is

 Enabling the implementation of software-based probes capable of DPI-inspecting traffic at wire-rate on commodity hardware has been a journey requiring significant research

Flow Classification









Motivation [1/2]

- Feeding the application on high speed links has been made possible with packet capture acceleration technologies:
 - By enabling kernel-bypass (application-level DMA).
 - Exploiting modern multi-cores CPU by load-balancing traffic in hardware with RSS-like technologies.
- Monitoring applications, both passive (e.g. NetFlow or IDS) systems) or inline (e.g. IPS systems) typically have to analyse and maintain the state of each network flow.



Motivation [2/2]

- information (typically the flow key and metadata).
- - Flow detection stage metadata.
 - information.
 - bytes and packets transmitted).



• A flow table is an in-memory data structure where the network probe stores

On DPI (Deep Packet Inspection) enabled probes the metadata may include:

 Information extracted from application layer protocols (e.g. the HTTP URL or the VoIP caller). It is worth noting that the probe rarely needs more than just a few packets at the beginning of the communication to extract those

Simple statistics about the packet stream belonging to the flow (number of



Flow Table Offload

- generational step of acceleration technologies.
- systems.




 Modern SmartNICs have introduced hardware-accelerated flow offload mechanisms which can be seen as the next

 Target: monitoring and cybersecurity probes implemented in software and deployed on general-purpose operating











Packet Lifecycle with Flow Offload



Validation

- a pure software-based solution.
- capable NetFlow probe.






 Goal: evaluate the performance gain in terms of CPU utilisation and packet loss with flow table offload enabled with respect to

Software used for the validation: nProbe Cento, a 100 Gbit

 Adapter used for the validation: Napatech SmartNIC NT200A02 (PCIe Gen3, supporting up to 100 Gbps in/out).




nProbe Cento Architecture





IEEE HPSR - Pisa July 22nd, 2024









Napatech Flow Manager



Packet Markers

- Received packets (pfring_recv_pkt API) are marked:
 - Known flow packet (hit: flow match in the adapter)
 - Unknown flow packet (miss: no flow match)
 - Unhandled packet (no hardware pipeline resources, unable to match the flow)



Learning Flows

- processing (i.e. when DPI completes)
- - Metadata: Flow ID generated by the application.
 - Options for the Flow Manager (e.g. TCP auto unlearn).



Flows are programmed by the software upon packet

Flows are configured by 5-tuple (pfring_add_hw_rule API) with:

• Action: discard, forward (to the software or a twin interface).




Hardware Flow Events

- Flow events delivered by the adapter (pfring_recv_flow API) include:
 - Flow unlearned due to (lifetime, idle) timeout.
 - Flow unlearned due to TCP (flags) termination.
 - Flow unlearned due to application unlearn command.








- Traffic Generator specs:
 - CPU: Intel Xeon E-2136
 - RAM: 2x 16 GB DDR4
 - NIC: Napatech NT100E3



Testbed



- Device Under Test specs:
 - CPU: Intel Xeon Gold 6526Y
 - RAM: 8 x 16 GB DDR5
 - NIC: Napatech NT200A02



- Mpps), or 60 Gbps with 60-byte packets (89 Mpps).
- solution at different traffic conditions:
 - 10K active flows, 1K new flows/sec (flow birth rate).
 - 100K active flows, 10K new flows/sec.
 - 1M active flows, 100K new flows/sec.
 - 10M active flows, 1M new flows/sec.
- CPU load (average per core) and packet loss have been measured.



IEEE HPSR - Pisa July 22nd, 2024

Test Results

• The traffic generator was able to generate 80 Gbps with 970-byte packets (10

• The number of active flows and new flows per second have been tuned to test the




Passive Mode: CPU Load

• @ 10 Mpps 80 Gbps with DPI on 16 cores (RSS)

No Offload (CPU Load %)

80%



ntop









Passive Mode: CPU Load

• @ 89 Mpps 60 Gbps with D

No Offload (CPU Load %)







IEEE HPSR - Pisa July 22nd, 2024

PI on 16 cores (RSS)
 Hw Offload (CPU Load %)

1M


10M

Active Flows



Passive Mode: Packet Drops

• @ 10 Mpps 80 Gbps with DPI on 16 cores (RSS)





Hw Offload (Packet Drop %)

1M


10M

Active Flows



Passive Mode: Packet Drops

• @ 89 Mpps 60 Gbps with DPI on 16 cores (RSS)








Hw Offload (Packet Drop %)



Inline Mode: CPU Load

• @ 89 Mpps 60 Gbps with D





IEEE HPSR - Pisa July 22nd, 2024

PI on 16	cores (RSS)
_oad %)	 Hw Offload (CPU Load %)

1M


10M

Active Flows



Inline Mode: Packet Drops

• @ 89 Mpps 60 Gbps with DPI on 16 cores (RSS)








Hw Offload (Packet Drop %)

nDPI: CPU Load Overhead







Conclusions

- analyse complex traffic, especially when DPI is required.
- hardware offloads able to scale to hundreds of Gbits.
- changes while offering substantial performance benefits.



Software-based monitoring systems are required to inspect and

• While software flexibility is undeniable, it should be combined with

 Hardware flow tables implemented by modern SmartNICs offer the possibility to keep traffic statistics directly in hardware and also perform forwarding actions saving CPU cycles and bus bandwidth.

Exploiting flow offloads, on well-designed software, requires limited



Future Work

- DPI.
- compare the features provided by different vendors.
- solutions).



• Improve the implementation of the host hash table that is a performance bottleneck as shown by our experiments: a pure hw flow table guarantees line rate but it is unable to feature

Extend our work to other SmartNICs models in order to

 Take advantage of hardware flow tables to accelerate other applications (e.g. session validation in DDoS Mitigation





ntop



Artefacts and instructions for reproducing results: https://github.com/ntop/flow-hw-offload-paper

